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Abstract— Power supply on chip (power-SoC) has been 
caught attentions because ultimately miniaturize the power 
supplies. Especially, the 3D power-SoC is attractive and is 
fabricated using LSI and MEMS process. It is important to 
meet the various electrical requirements for expanding 
applications because they are fabricated using mass production 
process. In such situations, series and/or parallel connections of 
them is attractive. However, we generally use transformers as 
power supplies for floating gate driver circuits when we 
connect DC-DC converters series. Transformers are not 
suitable for power-SoC because they disturb miniaturization. 
In this paper, we propose a transformer-less floating gate 
driver circuit for 3D power SoC.  
Keywords— Power supply on chip, 3D power SoC, ISOP 
converter, Gate driver 
I. INTRODUCTION  
The 3D power-SoC, which stacks power device, passive 
devices, control circuit, and driver, based on wafer direct 
bonding technology (Fig. 1), is attractive because it can 
ultimately miniaturize the power supply [1,2]. In addition 3D 
power SoC can realize high efficiency compared with the 
conventional Print Circuit (PCB) assembly technology at 
high frequency as shown in Fig.2 [3]. Power-SoC can be 
mass produced, but it’s necessary to develop various 
application and support to various specifications. Series 
and/or parallel connections are attractive for the 3D power-
SoC to expand the electrical rating. 
ISOP(Input Series Output Parallel) DC-DC converter(Fig, 
3) [4] has been attracted attentions because it can use lower 
breakdown power devices which can reduce the loss caused 
by them and enable high efficiency at high frequency 
switching. In addition, ISOP topology can use the 
standardized converter modules and they can be connected 
any combinations to meet the electrical requirements. This 
means that ISOP topology realizes low cost. This technology 
requires the gate driver with floating power supply (floating 
gate driver).  
We generally use a transformer and photocoupler or 
icoupler [5] as power supplies for floating gate driver circuit.  
The transformer is natively large volume and thus it is not. In 
addition, it is hard to realize high frequency switching of 
more than 1 [MHz]. 
Recently, the trench capacitor, which is used for power 
supply, fabricated using Si substrate has been actively 
studied [6]. The transformer which can operate 10MHz and 
be used for power SoC is reported [7]. 
In this paper, we propose capacitor based DC-DC 
convertor with a transformer-less floating gate driver circuits, 
which can drive the power devices more than 1 [MHz]. 
 
Fig. 1. 3D power-SoC 
 
Fig. 2.  Comparisons of efficiency between 3D power SoC and the 
conventional PCB based buck converter [3] 
 
Fig. 3.  ISOP DC-DC converter 
II. TRANSFORMER LESS FLOATING GATE DRIVER 
The newly proposed floating gate driver consists of level 
shifter, charge pomp and buffer. Schematics of “n” th stage 
of ISOP DC-DC converter with the proposed floating gate 
driver is shown in Fig.4 and a timing chart is shown in Fig.5. 
The ISOP converter consist of m stage and input voltage is 
Vin and input voltage per stage is  . VSS_L 
(  ) is source voltage of “n” th stage of low 
side switch, VLX is input voltage of “n” th stage inductor and 
VSS_H (  ) is input voltage of “n” th stage. Namely, 
effective input voltage is VSS_H – VSS_L. Input pulse is “0 - 
Vdd”. We describe the operation principle. The forward 
voltage drop of Schottky barrier diode is ignored. 
First, the low side switch operation is described. The 
source voltage of low side switch (VSS_L) is boosted to 
VSS_L + Vdd using charge pump (CP1). VSS_L + Vdd  
becomes the power supply voltage of the low side buffer. 
When a pulse for gate drive “0 - Vdd” is input, the pulse 
becomes “VSS_L - (VSS_L + Vdd)” by level shifter (LS1) 
which consists of capacitor and Schtokky barrier diode. The 
output of level shifter is input to buffer.   Then, the buffer 
generates a square wave of “ VSS_L - (VSS_L + Vdd)”, 
amplifies the current, and inputs a signal to the gate of the 
low side MOSFET.  
Next, the high side switch operation is described. The 
source voltage of low side switch (VSS_H) is boosted to 
VSS_H + Vdd using charge pump (CP2). VSS_H + Vdd   
becomes the power supply voltage of the low side buffer. 
When a pulse for gate drive VLX  “ VSS_L – (VSS_L + )” is 
input, the pulse becomes “VSS_L - (VSS_L + Vdd +  
)” by 
level shifter (LS2) which consists of capacitor and Schtokky 
barrier diode. The output of level shifter is input to buffer.   
Then, the buffer generates a square wave of “VSS_L - (VSS_L 
+ Vdd +  
)”, amplifies the current, and inputs a signal to the 
gate of the high side MOSFET.
 
Fig. 4. Schematic of one DC-DC converter
 
(a) Low side  
(b) High side
Fig. 5.  Timing chart of one DC-DC converter
 
III. DEVICE STRUCTIRE 
A triple well CMOS and SOI CMOS are schematically 
shown in Figs. 6 and 7, respectively.  The highest voltage of 
this circuit is (Vin + Vdd ) shown in Fig. 3. For the triple well 
CMOS, the highest voltage is applied to between n-well and 
p substrate and between deep n-well and p substrate. Thus, 
the highest input voltage (Vin) is restricted by breakdown 
voltage of these pn junctions. On the other hand, the highest 
Vin is restricted by breakdown voltage of buried oxide and 
parasitic MOS structure. For this reason, SOI CMOS is 
suitable for floating gate driver. In this study, we assume the 
reversed silicon wafer direct bonding technique [7, 8], 
which we are previously proposed and it is easy to stack the 
wafer and to realize thin active silicon layer (100nm). 
 
Fig. 6. Triple well structurer 
 
Fig. 7. SOI structurer 
IV. SIMULATIONS OF TRANSFORMER LESS GATE DRIVER 
We simulated the transformer less floating gate driver we 
proposed with a switching frequency of 1 [MHz]. The 
parameters used in simulation and experimental parameters 
are shown in Table 1. In simulations, we use GaN power 
device (EPC8004) [9]. Device parameters used in 
simulations are 0.35m CMOS high-voltage process. We 
assumed to adopt reversed silicon wafer bonding to stack the 
GaN power devices and gate driver IC. Thus, the gate driver 
IC becomes SOI structure. Gate-source voltage waveform of 
high side and low side of the simulation is shown in Fig.8 
and Fig.9. From this, it was confirmed that the device could 
operate even if the power supply voltage changed.
 
TABLE I.  CIRCUIT PARAMETER 
 
 
(a) Gate – source coltage 
 
(b) input voltage and output voltage 
Fig. 8. Simulation result ( VSS_L = 10[V] ) 
 
(a) Gate – source coltage 
 
(b) input voltage and output voltage 
Fig. 9. Simulation result ( VSS_L = 100[V] ) 
Fig. 9 shows the simulated wave form of the DC-DC 
converter used in proposed transformer-less floating gate 
driver. 
V. CONCLUSION 
We proposed transformerless floating gate driver circuit 
and confirm it operation thorough circuit simulation at 1 
[MHz]. 
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